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Abstract—Thanks to the favorable advantage of low cost, 
integrated three-port dc-dc converters with reduced 
switches have attracted extensive attention. In order to 
provide more new topologies, this paper aims to propose a 
programmable topology derivation method, which 
effectively simplifies the cumbersome process of the 
conventional combination method. Instead of the manual 
connection and examination, the proposed alternative can 
quickly and rigorously derive multiple viable integrated 
three-port dc-dc topologies from a great number of 
possible connections with the aid of computer program. 
Besides, generalized analysis is also accomplished, with 
which performance characteristics of all derived 
converters are simultaneously obtained and then a 
comprehensive comparison can be easily conducted to 
select a preferred one for the practical application. Finally, 
an example specific application with one input and two 
outputs is given, with topology selection, design and 
experimental results demonstrated in detail. 
 
Index Terms— Generalized Analysis, Integrated 
Three-Port DC-DC Converters, Programmable Topology 
Derivation, Reduced Switches. 
I. INTRODUCTION 
ith the increase of different sources/loads in engineering 
applications, multi-port dc-dc converters are widely 
demanded to control power flow and regulate voltages among 
different ports, including photovoltaics, fuel cell, battery and 
auxiliary power supply [1-8]. To construct a multi-port system, 
employing multiple conventional single-input single-output 
(SISO) dc-dc converters is a feasible solution, but undesired 
high cost and large volume are incurred due to the large number 
of components. Actually, components such as magnetic 
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elements and semiconductor devices in different power 
electronics converters can be multiplexed to achieve reduced 
cost, which have been adopted to derive a variety of integrated 
multi-port converters in [9-18]. 
In [9, 10], only one transformer with several secondary 
windings is demanded in the flyback converter to provide 
multiple outputs. And a common inductor is shared in the 
single-inductor multi-port converters to transfer power among 
multiple input and output ports in [11-15]. Therefore, magnetic 
components which usually account for a large proportion of 
converter weight and volume are effectively reduced in these 
multi-port converters. Nevertheless, they suffer from 
cross-regulation problem that load variation of one output 
would affect other output voltages, because the magnetic 
component functions as the energy storage element. Besides of 
the magnetic elements, semiconductor devices can also be 
multiplexed. In [16-18], integrated three-port dc-dc converters 
with reduced switches/diodes are proposed, in which only three 
switches/diodes instead of four are utilized to generate the 
required two control variables for independent power control 
and voltage regulation. Therefore, not only low cost is obtained, 
but also no cross-regulation problem exists. However, only 
three different types of integrated three-port topologies have 
been proposed in [16-18], which cannot always be the best 
choice for different applications. For example, the current 
stresses of converters in [16, 18] will increase in comparison 
with the conventional two separate converters, and the sum of 
two output voltages have to be smaller than the input voltage in 
the converter in [17]. Therefore, more viable topologies should 
be explored, and then an optimum one can be selected by 
engineers according to the requirements.  
With the purpose of providing more new topologies, several 
topology derivation methods including combination [19-22], 
duality [23-25] and addition/replacement of cells [26-28], have 
been presented in the past literatures, among which the 
combination method attracts increasing attentions recently 
thanks to its systematicness. With the combination method 
[19-22], multiple new topologies can be obtained through 
combining several basic cells in different appropriate ways. For 
example, a family of forward converters including two-switch 
forward converter and interleaved series input parallel output 
forward converter, are obtained in [19] after combination and 
simplification of three forward cells. Although the theoretical 
idea seems to be very simple, the practical implementation 
process of the combination method is complicated, because 
there are a great number of possible connecting relationships 
among different cells, and their effectiveness are needed to be 
one-by-one manually examined to select viable ones. In 
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common practical applications, researchers may prefer to 
figuring out some viable topology configurations from all 
possible connections by their experience instead of examining 
all configurations one-by-one, and as a result, it is quite often 
that some preferred topologies are not found. In a word, the 
conventional manual topology derivation process of 
combination method is either complex or not precise enough.  
From above, integrated three-port dc-dc converters with 
reduced switches are attractive in the engineering applications 
with low cost requirements. In order to derive more integrated 
three-port topologies for selection, this paper intends to use the 
combination method. However, the conventional manual effort 
of combination method would result in either complex or 
non-rigorous topology derivation process. Based on this, a 
programmable topology derivation method is proposed in this 
paper. It uses an algebraic array to represent the connections 
among converter components, transforms the electrical 
criterions into math relationships, and achieves all viable 
solutions simultaneously through computer program. With the 
proposed method, 10 viable integrated three-port converters 
with reduced switches including those proposed in [16-18, 28, 
31], are quickly and rigorously derived from all possible 
connections. Compared with the topology synthesis in [29, 30], 
the transformation from the topology derivation to the 
mathematical problem is easier in this paper, since the state 
equation is eliminated and its electrical criterions are simpler. 
Besides, in order to conveniently select an optimum one for the 
practical application, generalized analysis is accomplished to 
simultaneously obtain performance characteristics of all 
proposed converters with the computer program. It can further 
avoid the huge one-by-one manual analysis, and then the 
comparison can be easily conducted. As a summary, this paper 
aims to explore a programmable method to conveniently 
provide more viable integrated three-port topologies for 
engineers and help to fast select the most preferred one 
according to the real application requirements. 
The paper is organized as follows. The proposed 
programmable topology derivation method is introduced and 
employed to derive viable integrated multi-port dc-dc 
converters in section II. And the generalized analysis of all 
derived topologies is conducted in section III. In section IV, 
experimental verification on a specific application is taken as 
an example to be illustrated and finally, conclusions are drawn 
in section V. 
II. PROGRAMMABLE TOPOLOGY DERIVATION 
A. Integrated three-port circuit configuration 
In the conventional three-port dc-dc system, two separate 
converters are typically employed to control the power flow 
and voltage regulation among three ports, as illustrated in Fig. 1 
(a). The drive signals of the switches Ss1~Ss2 in the converter 1 
are complementary and so are those for the switches Ss3~Ss4 in 
the converter 2. These drive signals are used to generate 
duty-cycles D1~D2 in Fig. 1(b) which are employed to 
independently regulate the relationships among V1, V2 and V3. 
However, because two separate converters are employed, the 
number of components is doubled, which results in undesired 
high cost. Actually, from Fig. 1(b), in order to obtain the two 
duty-cycles D1~D2, three switches S1~S3 are enough, instead of 
four. The duty-cycles D1~D2 are respectively equal to 1-Ds2 and 
1-Ds3. Therefore, by adjusting the duty-cycles Ds2~Ds3 of 
switches S2~S3, the desired D1~D2 can be obtained. And the 
duty-cycle Ds1 of switch S1 is equal to 2-Ds2-Ds3 to ensure that 
there are always two switches in conduction. The circuit 
configuration of integrated three-port dc-dc converters is 
presented in Fig. 1(c), which retains the independent control 
among three ports with reduced overall cost. 
From Fig. 1(c), nodes {①, ②}, {③, ④} and {⑤, ⑥} of 
V1~V3 can be theoretically connected to any two different nodes 
among {a, b, c, d, e, f}, and thus there are 5 3
6(A ) 27000=  
different possible connections in total. However, most of them 
cannot work because of violating the following two 
fundamental electrical criterions.  
Criterion 1: Average voltages V1_avg~V3_avg of three ports 
must be larger than zero, and they should be independently 
controlled. 
 
                 
                                          (a)                                                                              (b)                                                                                 (c)     
Fig. 1.  Three-port system: (a) conventional, (b) drive signals and (c) integrated circuit configuration. 
 
Fig. 2.  Three steps of the proposed programmable topology derivation.  
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Criterion 2: At any switching interval, ports V1/V2/V3 and 
their combinations cannot be short-connected or 
parallel-connected due to the conduction of switches. 
Theoretically, according to above two electrical criterions, 
viable integrated three-port topologies can be selected from all 
possible connections through one-by-one manual judgement. 
However, the required workload is very heavy since there are 
too many possible connections. And with such heavy workload, 
some viable topologies may be undesired left out. In order to 
avoid these problems, a programmable alternative is proposed, 
with which multiple viable integrated three-port dc-dc 
topologies can be systematically and simply derived with only 
three steps.  
B. Proposed programmable topology derivation 
Unlike deriving topology with one-by-one manual 
examination in the conventional method, the proposed method 
can rigorously and conveniently select all viable topologies 
from possible connections through computer program. It only 
needs three steps, as illustrated in Fig. 2. Firstly, define the 
connecting relationships in the converter   by unknowns xi (i=1, 
2, … 6) and the value of xi represents the connecting position of 
ports V1/V2/V3. This step enables the transformation from 
deriving viable topologies into a mathematical problem of 
finding feasible solutions to xi. Secondly, the electrical 
criterions which must be satisfied to ensure the normal 
operation of converters are modeled by mathematical relations 
of xi, e.g. equations and inequalities. Finally, according to the 
mathematical relations, all solutions to xi can be found for the 
problem through computer implementable algorithms and then 
all viable topologies can be simultaneously obtained.  
To be specific, the detailed programmable topology 
derivation process of integrated three-port dc-dc converters 
from the circuit configuration in Fig. 1(c) is depicted in the 
following. 
Firstly, turn the topology derivation process into a 
mathematical problem. Because each node among {①, ②, ③, 
④, ⑤, ⑥} will connect to one node among {a, b, c, d, e, f}, 
define the connecting position of node ○i  by xi (i=1, 2, … 6). xi 
is equal to 1, 2, 3, 4, 5 or 6, which respectively represents that 
node ○i  is connected to node a, b, c, d, e or f. Then, the 
problem of deriving all viable connecting relationships among 
nodes {①, ②, ③, ④, ⑤, ⑥} and nodes {a, b, c, d, e, f} is 
transformed to calculate the feasible solutions of xi in the array 
A in (1). 
 1 2 3 4 5 6[ , , , , , ]A x x x x x x=   (1) 
Secondly, in order to find the feasible solutions of x1~x6, list 
their mathematical relations according to the aforementioned 
fundamental electrical constraints. According to Criterion 1, (2) 
and (3) are respectively derived to ensure that average voltages 
V1_avg~V3_avg of three ports are larger than zero and they can be 
independently controlled. And from Criterion 2, (4) and (5) are 
respectively obtained to guarantee that ports V1/V2/V3 and their 
combinations cannot be short-connected or parallel-connected 
due to the conduction of switches at any time. V1_sw~V3_sw 
respectively represent the connecting voltages of V1~V3 in the 
switching interval. 
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In (2)~(5), V1_avg~V3_avg and V1_sw~V3_sw should be expressed 
as a function of x1~x6 to get the solutions. Denote the average 
voltage potential of nodes {a, b, c, d, e, f} as Vnode_avg in (6). 
Because the average voltages across inductors L1~L2 are zero 
due to the flux balance, the average voltage potentials of nodes 
{b, c}, {d, e} are equal, i.e. Vb_avg =Vc_avg, Vd_avg =Ve_avg. And the 
average voltages across switches S1~S3 are larger than zero, so 
that Va_avg>Vc_avg>Ve_avg>Vf_avg can be obtained. From Fig. 1(c), 
voltages V1_avg~V3_avg can be calculated in terms of x1~x6, as 
shown in (7). Likewise, voltages V1_sw~V3_sw can also be 
calculated in terms of x1~x6 and Vnode_sw, as illustrated in (8). 
Vnode_sw is the voltage potentials of nodes {a, b, c, d, e, f} in the 
switching interval. From the proposed drive signals of S1~S3 in 
Fig. 1(b), a switching period consists of three intervals, and in 
each interval, there are always two different switches in 
on-state. When S1 and S2 are on, voltage potentials of nodes a, c, 
e are the same and Vnode_sw is denoted as Vnode_s1s2 in (9). 
Likewise, when S2, S3 or S3, S1 are on, Vnode_sw is 
correspondingly denoted as Vnode_s2s3 or Vnode_s3s1 in (9). 
 _ _ _ _ _ _ _[ , , , , , ]node avg a avg b avg c avg d avg e avg f avgV V V V V V V=   (6) 
 
_ _ 2 1 _ 2( ) ( ), 1,2,3i avg node avg i node avg iV V x V x i−= − =   (7) 
 
_ _ 2 1 _ 2( ) ( ), 1,2,3i sw node sw i node sw iV V x V x i−= − =   (8) 
1 2 1 2 1 2 1 2 1 2 1 2 1 2_ _ _ _ _ _ _
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2 3 2 3 2 3 2 3 2 3 2 3 2 3_ _ _ _ _ _ _
[ , , , , , ]Tnode S S a S S b S S cef S S d S S cef S S cef S SV V V V V V V= , 
3 1 3 1 3 1 3 1 3 1 3 1 3 1_ _ _ _ _ _ _
[ , , , , , ]Tnode S S ac S S b S S ac S S d S S ef S S ef S SV V V V V V V=   
(9) 
Finally, with the constraints in (2)~(5) and the expressions in 
(6)~(9), multiple sets of solutions x1~x6 can be obtained through 
computer program. Among these solutions, there are redundant 
and equivalent ones. The redundant ones are defined as the 
different solutions of x1~x6 which only swap the connecting 
positions of V1, V2, V3. Except for the redundant solutions, 
equivalent ones which have different connecting relationships 
but have same performances are also needed to be excluded.  
Following the above three steps, a Matlab code is written and 
its flowchart is depicted in Fig. 3. Firstly, list all possible A=[x1, 
x2, x3, x4, x5, x6]. Because voltage potentials of positive nodes 
{①, ③, ⑤} of V1~V3 are respectively higher than their 
negative nodes {②, ④, ⑥}, there are 13 kinds of possible 
sets {12, 13, 14, 15, 16, 24, 25, 26, 34, 35, 36, 46, 56} for x1x2, 
x3x4 or x5x6. Therefore, 133=2197 different array A is obtained, 
which forms a matrix B=[A1, A2, … A2197]T. Afterwards, for 
each Ai(i=1, 2…2197), judging whether constraints (2)~(5) are 
satisfied or not. If they are not all satisfied, Ai is not the correct 
solution and would be deleted from matrix B. After 2197 
iterations, all viable solutions of array A would be obtained.  
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Fig. 3.  Flowchart of Matlab code. 
However, it includes the redundant and equivalent ones, and 
hence the further exclusion is demanded. In order to exclude the 
redundant solutions, denote Xv1={x1, x2}, Xv2={x3, x4} and 
Xv3={x5, x6}. Then by checking whether any of the (XV1, XV2, 
XV3), (XV1, XV3, XV2), (XV2, XV1, XV3), (XV2, XV3, XV1), (XV3, XV1, 
XV2), (XV3, XV2, XV1) have already appeared in the obtained set of 
x1~x6, redundant solutions can be easily excluded and 22 
non-redundant ones are obtained. Next, the exclusion of 
equivalent ones is further completed by judging whether all 
loops of two converters are totally the same. Search of the loops 
of different topologies can use the depth-first search. With the 
computer program, 10 sets of different x1~x6 whose topologies 
are non-redundant and non-equivalent are finally obtained in 
Table I. It takes 1.843 seconds to run on a personal computer 
with Intel Xeon E3-1231 v3 CPU, 3.4GHz and 64G RAM. 
Then, 10 integrated three-port dc-dc topologies are 
correspondingly derived in Fig. 4. Except that four topologies 
similar with (b), (h), (i) and (j) have been presented in [16-18, 
28, 31], all remaining topologies are firstly proposed in the 
paper. All proposed converters can work normally that ports 
V1~V3 are independently controlled with the drive signals of 
switches S1~S3 in Fig. 1(b). Due to the different configurations, 
their performance characteristics are various and hence are 
preferred in different applications, such as auxiliary power 
supply, PV/battery hybrid system and battery cell equalizer.  
TABLE I 
10 FEASIBLE SETS OF x1~x6 
 x1 x2 x3 x4 x5 x6 
Fig. 4 (a) 1 6 1 4 2 6 
Fig. 4 (b) 1 6 2 6 4 6 
Fig. 4 (c) 1 6 2 4 4 6 
Fig. 4 (d) 1 6 2 4 2 6 
Fig. 4 (e) 1 4 2 6 4 6 
Fig. 4 (f) 1 4 2 4 4 6 
Fig. 4 (g) 1 4 2 4 2 6 
Fig. 4 (h) 1 2 2 6 4 6 
Fig. 4 (i) 1 2 2 4 4 6 
Fig. 4 (j) 1 2 1 6 4 6 
 
C. Extension to integrated N-port topologies 
Apart from the integrated three-port dc-dc converters, the 
proposed programmable topology derivation method can also 
be applied to other similar integrated N-port topologies with 
simple modification as follows. For an integrated N-port circuit 
configuration, the number of elements xi in the array A in (1) is 
modified as 2N, and the value of each xi can be one of {1, 
2, …2N}. The number of voltage source in constraints (2)~(5) 
and the available connecting nodes in (6)~(9) are both changed 
to N. Then, referring to the aforementioned solving process 
step-by-step, viable integrated N-port topologies can be easily 
obtained from the similar computer code. Table II summarizes 
the calculation results of integrated two-port, three-port, 
four-port and five-port dc-dc converters, including the number 
of feasible topologies and the corresponding calculation time. It 
is noted that when N=2, the derived two-port topologies are 
well-known bidirectional buck/boost and buck-boost/ 
buck-boost converters. 
TABLE II 
CALCULATION RESULTS OF INTEGRATED N-PORT DC-DC TOPOLOGIES 
 
     
                                   (a)                                          (b)                                         (c)                                          (d)                                         (e) 
     
                                   (f)                                          (g)                                          (h)                                          (i)                                          (j)                                                                                                                                                 
Fig. 4.  10 integrated three-port dc-dc converters with reduced switches.
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III. GENERALIZED ANALYSIS 
After topology derivation, performance analysis of all 
proposed topologies in Fig. 4 should be conducted to have a 
comprehensive comparison under the specific application so 
that a most preferred one can be selected. Although one-by-one 
manual evaluation of all topologies is feasible, it would be also 
a tedious and cumbersome work for engineers. Fortunately, 
because the circuit configurations of these proposed topologies 
are similar and only the connecting relationships of V1~V3 are 
different, their performance analysis can be expressed in a 
generalized form with different xi(i=1, 2, …6). Then, through a 
computer program, the performance characteristics of all 
proposed topologies including voltage/current relationship, 
ZVS operation and small-signal model, can also be 
simultaneously obtained. 
A. Operational Principle 
 
   
(a)                                                            (b) 
Fig. 5.  Two types of drive signals: (a) DRA and (b) DRB. 
    
                               (a)                                                       (b) 
             
                              (c) 
Fig. 6.  Equivalent circuits in different stages: (a) St1, (b) St2 and (c) St3. 
From the drive signals in Fig. 1(b), two and only two 
switches (or their parasitic diodes) among S1~S3 should be in 
on-state at any time, to ensure that inductors L1~L2 would not be 
disconnected and voltage source across {a, f} would not be 
shorted. According to the different phase relation, except for 
the drive signals in Fig. 1 (b) which is re-defined as DRA in  Fig. 
5(a), there is another drive signals DRB as shown in Fig. 5 (b). 
No matter with drive signal DRA or DRB, the operation of all 
proposed converters working in continuous conduction mode 
(CCM) is consisted of three different stages (St1, St2, St3) in a 
switching period, and their equivalent circuits in different 
stages are illustrated in Fig. 6. Because the switching process is 
relatively short, it is neglected. It is noted that operation with 
drive signal DRA and DRB are almost the same, except for the 
different sequence of stage St1 and St2. This difference only has 
an impact on the soft-switching operation of switches S1~S3, 
which will be detailed analyzed afterwards. 
 
B. Voltage Relationship 
From (7), average voltages V1,avg~V3,avg of all proposed 
converters can be expressed as a function of voltage potentials 
{Va_avg, Vb_avg, Vc_avg, Vd_avg, Ve_avg, Vf_avg} and xi. Meanwhile, 
according to Fig. 1(c), the average voltages across two nodes (a, 
c), (c, e) and (e, f) are respectively equal to the average 
drain-to-source voltages 
1sv ~ 3sv  of switches S1~S3, and 
Vb,avg=Vc,avg, Vd,avg=Ve,avg can be obtained owing to the flux 
balance of inductors L1~L2, which are summarized in (10). 
Then, voltage relationships among V1,avg~V3,avg of all proposed 
three-port converters in Fig. 4 are easily derived in Table III 
from (7) and (10) by plugging in the xi in Table I, which also 
could be implemented by computer program. Taking the 
converter in Fig. 4(a) as an example, x1=1, x2=6, x3=1, x4=4, 
x5=2 and x6=6 are obtained from Table I. Then, voltages of 
three ports are V1,avg=Va,avg-Vf,avg, V2,avg=Va,avg-Vd,avg= 
(2-Ds1-Ds2)(Va,avg-Vf,avg), and V3,avg=Vb,avg-Vf,avg=(2-Ds2-Ds3) 
(Va,avg-Vf,avg). From the drive signals of switches S1~S3 in Fig. 5, 
there are always two switches in on-state at any time and hence 
Ds1+Ds2+Ds3=2 are obtained. Then, voltage gains V2,avg/V1,avg= 
Ds3, V3,avg/V1,avg=Ds1 and V3,avg/V2,avg= Ds1/Ds3 can be derived. 
Besides, the voltage stresses Vs1,2,3 of switches S1~S3 in all 
proposed converter in terms of V1~V3 are also summarized in 
Table III from  Fig. 4. 
_ _ 1 1 _ _
_ _ 2 2 _ _
_ _ 3 3 _ _
_ _ _ _
(1 )( )
(1 )( )
(1 )( )
,
a avg c avg s s a avg f avg
c avg e avg s s a avg f avg
e avg f avg s s a avg f avg
b avg c avg d avg e avg
V V v D V V
V V v D V V
V V v D V V
V V V V
− = = − −

− = = − −

− = = − −
 = =
        (10) 
where Ds1~Ds3 are the duty-cycles of switches S1~S3, 
respectively. 
 
TABLE III 
VOLTAGE GAINS AND VOLTAGE STRESSES OF ALL PROPOSED CONVERTERS 
Fig. 4 
Voltage  
Gains 
Voltage 
Stresses 
V2,avg/V1,avg V3,avg /V1,avg V3,avg /V2,avg Vs1,2,3 
(a) Ds3 Ds1 Ds1/Ds3 V1 
(b) Ds1 1-Ds3 (1-Ds3)/Ds1 V1 
(c) 1-Ds2 1-Ds3 (1-Ds3)/(1-Ds2) V1 
(d) 1-Ds2 Ds1 Ds1/(1-Ds2) V1 
(e) Ds1/Ds3 (1-Ds3)/Ds3 (1-Ds3)/Ds1 V1+V3 
(f) (1- Ds2)/Ds3 (1-Ds3)/Ds3 (1-Ds3)/(1-Ds2) V1+V3 
(g) (1- Ds2)/Ds3 Ds1/Ds3 Ds1/(1-Ds2) V1+V3-V2 
(h) Ds1/(1-Ds1) (1-Ds3)/(1-Ds1) (1-Ds3)/Ds1 V1+V2 
(i) (1-Ds2)/(1-Ds1) (1-Ds3)/(1-Ds1) (1-Ds3)/(1-Ds2) V1+V2+V3 
(j) 1/(1-Ds1) (1-Ds3)/(1-Ds1) 1-Ds3 V2 
 
C. Current Relationship 
According to the operational principle, drain-to-source 
currents is1~is3 in different stages St1~St3 of all proposed 
converters are obtained in Table IV, as a function of inductor 
currents iL1~iL2. Define kij=isequal(xi=j), i, j=1,2…6, which is 
equal to 1 if the node ○i  is connected to the jth node in {a, b, c, 
t
t
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S3 S3
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St1 St2 St3
t
t
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S3 S3
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is3
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f
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d, e, f} and is equal to 0 if not connected. Then, from Fig. 4, 
relationship among inductor currents iL1~iL2 and port currents 
i1~i3 is obtained in (11). Afterwards, the average inductor 
currents IL1~IL2 in terms of average port current I1~I3 of all 
proposed converters can be easily calculated by plugging in the 
corresponding kij through the computer program, as illustrated 
in Table V. Likewise, take the converter in Fig. 4(a) as an 
example. Because it has x1=1, x2=6, x3=1, x4=4, x5=2 and x6=6, 
k11=k26=k31=k44=k52=k66=1 can be obtained and the value of 
other kij is 0. Then according to (11), IL1=-I3 and IL2=I2 can be 
achieved.  
 1 22 12 1 42 32 2 62 52 3
2 24 14 1 44 34 2 64 54 3
( ) ( ) ( )
( ) ( ) ( )
L
L
i k k i k k i k k i
i k k i k k i k k i
= − + − + −

= − + − + −
  (11) 
 
TABLE IV 
DRAIN-TO-SOURCE CURRENTS is1~is3 IN DIFFERENT STAGES 
Stages is1 is2 is3 
St1 iL1 0 -iL2 
St2 iL1+iL2 iL2 0 
St3 0 -iL1 -iL1-iL2 
 
 
TABLE V 
AVERAGE INDUCTOR CURRENTS IL1~IL2 IN TERMS OF I1~I3 
Fig. 4 (a) (b) (c) (d) (e) 
IL1 -I3 -I2 -I2 -I2-I3 -I2 
IL2 I2 -I3 I2-I3 I2 I1-I3 
Fig. 4 (f) (g) (h) (i) (j) 
IL1 -I2 -I2-I3 I1-I2 I1-I2 I1 
IL2 I1+I2-I3 I1+I2 -I3 I2-I3 -I3 
 
D. ZVS Operation 
From Table IV, drain-to-source currents is1~is3 in different 
stages St1~St3 of all proposed converters are equal to ±IL1, ±IL2 
or ±(IL1+IL2), with the neglect of ripple current. Comparing IL1, 
IL2 and IL1+IL2 with zero, six divided regions R1~R6 are 
obtained, as illustrated in Fig. 7. In different regions, ZVS 
operation of one switch among S1~S3 in all proposed converters 
can always be realized with drive signals DRA or DRB, as 
shown in Fig. 8. In Fig. 8(a), drive signals DRA are employed 
when the relationship between IL1 and IL2 is in region R1 (IL1<0, 
IL2>0, IL1+IL2>0). According to Table IV, is1=IL1 is negative in 
stage St1 and is1=IL1+IL2 is positive in stage St2. Therefore, 
current iL1 flows through the parasitic diode of switch S1 before 
its turn-on, while current iL1+iL2 flows through the Mosfet 
channel of S1 before its turn-off. Hence, ZVS operation of S1 is 
achieved. Likewise, when IL1~IL2 are in region R2(IL1>0, IL2<0, 
IL1+IL2<0), ZVS operation of S1 is also realized as illustrated in 
Fig. 8(b), but with the drive signals DRB instead of DRA. 
Similarly, in regions R3 and R4, S2 achieves ZVS operation 
with drive signals DRA and DRB, respectively. And in region 
R5 and R6, S3 achieves ZVS operation with drive signals DRA 
and DRB, respectively. As a summary, one switch among S1~S3 
in all proposed converters can always achieve ZVS operation 
over the whole current range of IL1 and IL2 when appropriate 
drive signal DRA or DRB is employed, contributing to reduced 
switching losses. 
 
Fig. 7. Six divided regions with IL1=0, IL2=0 and IL1+IL2=0. 
     
(a)                                                            (b) 
     
(c)                                                             (d) 
     
 (e)                                                             (f) 
Fig. 8. ZVS realization in different regions with different drive signals: (a) 
R1+DRA, (b) R2+DRB, (c) R3+DRA, (d) R4+DRB, (e) R5+DRA and (f) 
R6+DRB. 
E. Small-Signal Model 
From the aforementioned analysis, average drain-to-source 
voltages and currents of switches S1~S3 in all proposed 
converters are calculated in (12) and (13), respectively. In order 
to obtain small-signal linearized equation, all variables in (12) 
and (13) are assumed to be equal to their given quiescent values 
plus some superimposed small ac variations [32]. After 
neglecting the dc terms as well as second-order terms, their 
first-order ac terms are respectively derived in (14)~(15), based 
on which a unified small-signal model are obtained in Fig. 9. 
From Fig. 9, all proposed integrated three-port converters can 
easily derive their small-signal models through connecting 
nodes {①, ②, ③, ④, ⑤, ⑥} to the corresponding nodes {a, 
b, c, d, e, f}. 
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1 1 1 3 2
2 1 1 3 2
3 1 1 3 2
( ) ( ) ( ) (1 ( )) ( )
( ) (1 ( )) ( ) (1 ( )) ( )
( ) (1 ( )) ( ) ( ) ( )
s s s
s s s
s s s
s T s L T s L T
s T s L T s L T
s T s L T s L T
i t d t i t d t i t
i t d t i t d t i t
i t d t i t d t i t
  =   + −  

  = − −   + −  

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   (13) 
 
1 1 1
2 2 2
3 3 3
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where 
1 1 2 3
ˆ ˆˆ ( ) ( ) ( )ss L s L si t I d t I d t= −  
 
Fig. 9. Unified small-signal model of all proposed three-port converters. 
IV. EXPERIMENTAL VERIFICATION ON A SPECIFIC 
APPLICATION 
After the above generalized analysis, performance 
characteristics of all proposed converters are obtained 
simultaneously. Then, according to the system parameters of 
the specific application, a preferred one can be easily selected 
out after comparison. In this section, an example application 
with one input Vin=48V, and two outputs Vo1=36V, Io1,max=3A, 
Vo2=24V, Io2,max =2A will be analyzed to gain a comprehensive 
understanding. 
A. Topology Selection and Design 
Firstly, according to Table III in the voltage relationship 
analysis, the topology in Fig. 4(c) and (j) cannot work normally 
with the system parameters, because the sum of two small 
voltages is smaller than the large one in these two converters 
while Vo1+Vo2>Vin is required in the example application. 
Among the rest eight topologies, the ones in Fig. 4(a), (b) and 
(d) are preferred due to their relatively lower voltage stresses of 
switches. Secondly, according to Table V in the current 
relationship analysis, the average inductor currents are 
respectively Io1, Io2 in the topologies Fig. 4 (a)~(b) while they 
are respectively Io1+Io2, Io2 in the topology Fig. 4(d). Hence, 
thanks to lower average inductor current, topologies in Fig. 4 
(a)~(b) will be further compared. Finally, from Table IV, the 
current stresses of switches are smaller in the topology Fig. 4(a) 
because of the opposite directions of inductor currents iL1~iL2. 
Therefore, after the comprehensive comparison, the topology in 
Fig. 4(a) which can achieve relatively lower voltage/current 
stresses, is selected for the example application. The converter 
in Fig. 4(a) is re-depicted in Fig. 10(a) with port V1 as the input 
and ports V2~V3 as the outputs. In the example application, it is 
not only superior to other proposed converters in Fig. 4, but 
also can achieve lower cost as well as higher efficiency 
compared with conventional two separate buck converters in 
Fig. 10(b) due to the reduced switches and ZVS operation. 
   
(a)                                                            (b) 
Fig. 10.  Proposed and conventional single-input dual-output buck 
converter: (a) proposed and (b) conventional. 
 
According to the generalized analysis, both the steady-state 
and dynamic characteristics of the proposed single-input 
dual-output (SIDO) buck converter in Fig. 10(a) can be easily 
obtained. The voltage gains among Vin, Vo1 and Vo2 are 
Vo1/Vin=Ds1 and Vo2/Vin=Ds3. Therefore, Ds1 and Ds3 are 
employed to independently control the output voltages Vo1 and 
Vo2. The duty-cycle Ds2 is equal to 2-Ds1-Ds3. The average 
inductor currents IL1, IL2 are respectively equal to output 
currents Io1, -Io2. Because all switches S1~S3 are clamped by 
input voltage when they are off, their voltage stresses are equal 
to Vin. Because Vin is relatively low, the improved switching 
losses of buck converter working in triangular conduction 
mode is limited, but the increased current stresses caused by the 
triangular current have an adverse effect on both the conduction 
losses and the power rating of switches as well as inductors, 
resulting in higher cost. Therefore, after comprehensive 
consideration of both efficiency and cost, the proposed and 
conventional SIDO buck converters in Fig. 10 are designed to 
work in the typical continuous conduction mode. Then from 
Table IV, the root mean square (RMS) values of 
drain-to-source currents is1~is3 are calculated in (16), with the 
neglect of ripple current of inductors. Then, the parameters of 
hardware can be designed, which are summarized in Table VI. 
 
2 2
1, 2 1 3 1 2
2 2
2, 3 2 1 1
2 2
3, 2 2 1 1 2
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= − + −

= − + − +

  (16) 
TABLE VI 
SYSTEM AND HARDWARE PARAMETERS 
Parameter Value Parameter Value 
Input Voltage Vin 48V Switching Period Ts 10μs 
Output Voltage Vo1 36V Inductance L1, L2 150, 300 μH 
Output Current Io1,max 3A Capacitance C1, C2 100, 470 μF 
Output Voltage Vo2 24V Switches S1~S3 IPP530N15N3 
Output Current Io2,max 2A Control Unit TMS320FDSP2808 
 
In addition, according to Fig. 9, the small-signal model of the 
proposed SIDO buck converter is obtained in Fig. 11. The 
small-signal model of the proposed SIDO buck converter is the 
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same as two separate buck converters connecting to a common 
input. Therefore, no cross-regulation problem exists in the 
proposed converter and good dynamic response can be 
achieved. The control-to-output and input-to-output transfer 
functions are respectively derived in (17) and (18), based on 
which a proportional-integral (PI) compensator can be designed 
and added into each control loop to improve converter 
performance, as illustrated in Fig. 12(a). 
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Fig. 11.  Small-signal model of the proposed SIDO buck converter. 
 
(a) 
 
(b) 
Fig. 12. Control, modulation and drive-signals generation: (a) control 
and modulation and (b) drive-signals generation. 
In the proposed SIDO buck converter, because iL1=io1 is 
larger than zero and iL2=-io2 is smaller than zero, iL1 and iL2 may 
locate in region R2 or R5 in Fig. 7 under different load 
condition, depending on whether iL1+iL2 is larger than zero or 
not. According to Fig. 8(b) and (e), S1 can achieve ZVS 
operation with drive signals DRB and iL1+iL2<0, while S3 can 
achieve ZVS operation with drive signals DRA and iL1+iL2>0. 
Therefore, ZVS operation is achieved for either S1 or S3 in the 
proposed SIDO buck converter over the whole load range if 
appropriate drive signals are employed according to the 
relationship between iL1+iL2 and 0. iL1+iL2 can be acquired by 
sampling the drain-to-source current is3_sample of switch S3 at the 
middle of stage St3 which is always equal to –(iL1+iL2). The 
sample point is denoted as SP in Fig. 12(b). When the sampled 
current is3_sample is smaller than zero which means iL1+iL2>0, 
Flag_A is set to 1 and then drive signals DRA in Fig. 12(b) are 
employed to achieve ZVS operation for S3. On the contrary, 
when Is3_sample is larger than zero, Flag_B is equal to 1 and hence 
drive signals DRB in Fig. 12(b) is utilized to realize ZVS 
operation for S1. Therefore, with the control and modulation 
strategy in Fig. 12, ZVS operation can be achieved for either S1 
or S3 in the proposed SIDO buck converter over the whole load 
range. The triangular waveforms {Vt1_A, Vt2_A, Vt3_A} and {Vt1_B, 
Vt2_B, Vt3_B} only have difference in their phase relationship. 
Vt1_A is Ds3×π in advance of Vt2_A and Vt2_A is Ds1×π in advance 
of Vt3_A, while Vt1_B is Ds3×π after Vt2_B and Vt2_B is Ds1×π after 
Vt3_B.  
From above, the proposed integrated SIDO buck converter in 
Fig. 10(a) operates similarly with the conventional scheme 
consisting of two separate buck converters in Fig. 10(b), and 
their voltage gains, voltage stresses of switches, average 
inductor currents and small-signal models are also the same. 
However, the number of switches is reduced, switching losses 
are decreased and current stresses of switches are improved in 
the proposed converter, contributing to lower cost and higher 
efficiency.  
(i) Number of switches: Only three switches S1~S3 are 
employed in the proposed SIDO buck converter while four 
switches S11~S22 are demanded in the conventional converter. 
(ii) Switching losses: Because one switch in the proposed 
converter can always achieve ZVS operation, and the 
remaining two switches are respectively hard-switching and 
operating as the synchronous switch. Therefore, in comparison 
with the conventional two separate buck converters in which 
two switches are hard-switching and the other two operate as 
the synchronous switch, switching losses are effectively 
alleviated in the proposed converter.  
(iii) Current stresses: The current stresses of switches S11~S22 
in Fig. 10(b) are calculated in (19). Duty-cycles Ds11 and Ds21 
are respectively equal to Ds1 and Ds3. Then, combining with the 
current stresses of switches S1~S3 in (16), the total RMS 
currents of switches in the proposed converter (Total_rms(Pro)) 
and in the conventional converter (Total_rms(Con)) are derived 
as shown in (20). With the parameters in TableVI, comparison 
result between the proposed (Total_rms(Pro)) and conventional 
(Total_rms(Con)) converter is depicted in Fig. 13. From Fig. 13, 
Total_rms of the proposed converter is smaller than that of the 
conventional one over wider load range. And smaller 
Total_rms achieved at rated load condition (IL1=3A, IL2=-2A) 
also indicates that current stresses of switches are reduced in 
the proposed converter. In addition, at rated load condition, the 
square of RMS current of each switch is respectively 
+
−
+-
+
−
+-
1L
1C 1R
2L
2C 2R
1
ˆ
ov
2
ˆ
ov
1
ˆ
Li
2
ˆ
Li
11: sD
31: sD
iˆnv
ˆ
ini
1 1
ˆ
L sI d
2 3
ˆ
L sI d
1
1
ˆin
s
s
V
d
D
3
3
ˆin
s
s
V
d
D
Vo1,ref
+
-
PI_1 Vo1
Ds1
Gvd1
+
-
PI_2 Vo2
Ds3
Gvd2
0
is3_sample
Flag_A
S1
Vt1_A
Ds1
Flag_A
Vt1_B
Ds1
Flag_B
and
and
or
S2
Vt2_A
Ds2
Flag_A
Vt2_B
Ds2
Flag_B
and
and
or
S3
Vt3_A
Ds3
Flag_A
Vt3_B
Ds3
Flag_B
and
and
or
Flag_B
not
Ds2
+
-
2
Ds1+Ds3
Controller Modulation
Vo2,ref
SP
t
t
S1S1 t
t
t
t
Ds1
Ds2
Ds3
Vt1_A
Vt2_A
Vt3_A
S2S2 S2
S3S3
SP
t
t
S2S2
S3
S1S1
S3 S3
t
t
t
t
Ds1
Ds2
Ds3
Vt1_B
Vt2_B
Vt3_B
DRA DRB
t0 t1 t2 t3t0 t1 t2 t3
 9 
2
1, 2.75s rmsI =  , 
2
2, 4.25s rmsI = , 
2
3, 1.25s rmsI = for the proposed 
SIDO buck converter and 2
11, 6.75s rmsI =  , 
2
12, 1.5s rmsI = , 
2
21, 2s rmsI = , 
2
22, 2s rmsI =  for the conventional SIDO buck 
converter. Therefore, the conduction losses are distributed 
more equal in the proposed converter, which is also beneficial 
for the thermal design. 
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Fig. 13.  Comparison between the proposed and conventional SIDO 
buck converter in terms of total RMS current.  
B. Experimental results 
Fig. 14 and Fig. 15 respectively show the steady-state 
waveforms of the proposed converter under condition A: 
Io1=3A, Io2=2A and condition B: Io1=0.3A, Io2=2A. According 
to the theoretical analysis, drive signals DRA and DRB should 
be respectively employed for these two load conditions, as 
illustrated in Fig. 14(a) and Fig. 15(a). Then ZVS operation is 
achieved for S3 under condition A as shown in Fig. 14(d), and it 
is achieved for S1 under condition B as shown in Fig. 15(d). 
Besides, experimental waveforms of inductor currents iL1~iL2 
and drain-to-source currents is1~is3 are also demonstrated in Fig. 
14(b)~(c) and Fig. 15(b)~(c), which are in well coincidence 
with the theoretical analysis. It is noted that the spikes of 
drain-to-source currents is1~is3 are caused by the normal reverse 
recovery phenomenon of the parasitic diode of S2, which 
operates as a synchronous switch.  
Dynamic response of the proposed integrated SIDO buck 
converter with load variations between half and full rated load, 
is also shown in Fig. 16(a). Change of io1 mainly has an impact 
on vo1 and nearly has no influence on vo2. Similarly, when io2 
varies, vo2 is influenced while vo1 almost remains unchanged. 
Therefore, no cross-regulation exists in the proposed converter 
that two output voltages vo1 and vo2 are independently 
controlled. In Fig. 17, measured efficiencies of the proposed 
and conventional SIDO buck converters are demonstrated. The 
components of conventional SIDO buck converter use the same 
ones in Table VI. The voltages/currents of input (Vin, Iin) and 
two outputs (Vo1, Io1, Vo2, Io2) are measured, and then the 
efficiency 
1 1 2 2( ) /eff o o o o in inV I V I V I = + is calculated. Thanks to 
the improved current stresses and ZVS operation of switches, 
higher efficiency is achieved in the proposed converter over 
whole load range, especially for the light load condition in 
which switching losses are dominant. Photo of the prototype 
circuit is shown in Fig. 16(b). 
 
   
(a)                                                          (b) 
   
(c)                                                          (d) 
Fig. 14.  Steady-state waveforms under condition A (Io1=3A and Io2=2A): 
(a) output voltages and drive signals DRA, (b) drive signals DRA and 
inductor currents, (c) drive signals DRA and drain-to-source currents 
and (d) ZVS operation of S3. 
   
(a)                                                          (b) 
   
(c)                                                          (d) 
Fig. 15.  Steady-state waveforms under condition B (Io1=0.3A and 
Io2=2A): (a) output voltages and drive signals DRB, (b) drive signals 
DRB and inductor currents, (c) drive signals DRB and drain-to-source 
currents and (d) ZVS operation of S1. 
 
  
(a)                                                          (b) 
Fig. 16.  Dynamic response and the prototype of the proposed 
integrated SIDO buck converter: (a) dynamic response and (b) 
prototype. 
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Fig. 17.  Measured efficiencies of the proposed integrated and 
conventional SIDO buck converter. 
V. CONCLUSION 
A programmable approach was introduced in the paper to 
achieve systematic topology derivation and analysis of 
integrated three-port dc-dc converters, with which 10 viable 
topologies were conveniently derived from multiple possible 
connections and their performance characteristics are 
simultaneously obtained. Because the undesired manual effort 
is eliminated, the proposed programmable method is beneficial 
to provide more viable choices for engineers and help to fast 
select the most preferred one according to the requirement of 
the real application. And an example application was also 
detailed illustrated in the paper, which validates that the 
integrated SIDO buck converter in Fig. 10(a) achieves lower 
cost and higher efficiency in this application when compared 
with the conventional two separate buck converters due to the 
reduced switches number and ZVS operation. 
Besides the integrated three-port dc-dc converters, the 
proposed programmable topology derivation method has also 
been applied to the other N-port converters, such as four-port 
and five-port dc-dc converters. In the future work, authors will 
continue to extend this method to other types of converters, 
aiming to find more favorable new topologies for various 
engineering applications. 
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